

### **REMARKS**

Claims 1-22 are pending in this application. By this amendment, claims 14 and 19 are amended. Support for amended claims can be found, for example, on Figs. 7-11. No new matter is added. Reconsideration and allowance are respectfully requested.

### **ALLOWABLE SUBJECT MATTER**

Applicants appreciate that claims 1-13 are allowed; and claims 18 and 22 as containing allowable subject matter. However, Applicants submit that claims 14-17 and 19-21 are also allowable due to the foregoing amendments and following remarks. Further, the Examiner offers several reasons why the claims of the present application are allowable over the prior art of record. Although Applicants agree that the various claimed limitations mentioned in the claims are not taught or suggested by the prior art taken either singly or in combination, Applicants wish to emphasize that it is each claim, taken as a whole, including the interrelationships and interconnections between various claimed elements which is allowable over the prior art of record.

### **CLAIM REJECTIONS - 35 U.S.C. § 102 (GARETT)**

Claims 14-17 are rejected under 35 U.S.C. § 102(b) as being anticipated by Garrett, Sr. et al. (hereinafter "Garrett"), USP 4,285,433. This rejection is respectfully traversed.

Applicants submit that Garrett fails to teach or disclose, *inter alia*, a chip positioning device for positioning an individual chip, the individual chip including a protected upper surface having a protected tape portion arrayed thereon (emphasis added), as recited in claim 14.

Instead, Garrett discloses two layers of adhesives 12 and 14 attached to the backside of wafer 10 (see Fig. 2 and col. 3, lines 32-35). Accordingly, Garrett fails to disclose or suggest the individual chip including a protected upper surface having a protected tape portion arrayed thereon, as recited in claim 14.

Accordingly, Applicants submit that claim 14 and those claims dependent thereon are allowable over the prior art. Withdrawal of this rejection is kindly requested.

#### **CLAIM REJECTIONS - 35 U.S.C. § 102 (FARNWORTH)**

Claims 19-21 are rejected under 35 U.S.C. § 102(b) as being anticipated by Farnworth et al. (hereinafter "Farnworth"), USP 6,202,292. This rejection is respectfully traversed.

As similarly discussed above with regard to independent claim 14, Farnworth fails to disclose or suggest, *inter alia*, the individual chip including a protected upper surface having a protected tape portion arrayed thereon (emphasis added), as recited in claim 19.

Instead, Farnworth discloses the carrier film 104 covering only a portion of die 102 in valley form on the unprotected surface of die 102 (see Fig. 1B), rather than on the protected upper surface of the chip.

Accordingly, Applicants submit that claim 19 and those claims dependent thereon are allowable over the prior art. Withdrawal of this rejection is kindly requested.

#### **CONCLUSION**

Accordingly, in view of the above amendments and remarks, reconsideration of the rejections and allowance of each of claims 1-22 in connection with the present application is earnestly solicited.

Should there be any outstanding matters that need to be resolved in the present application, the Examiner is respectfully requested to contact John A. Castellano, Reg. No. 35,094 at the telephone number of the undersigned below.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 08-0750 for any additional fees required under 37 C.F.R. § 1.16 or under 37 C.F.R. § 1.17; particularly, extension of time fees.

Respectfully submitted,

HARNESS, DICKEY, & PIERCE, P.L.C.

By

John A. Castellano, Reg. No. 35,094

P.O. Box 8910  
Reston, Virginia 20195  
(703) 668-8000

JAC/DJC/cm